Site hosted by Angelfire.com: Build your free website today!

Projects in VHDL

We have done some very interesting projects in the course Digital Design. All the projects need the students first to logic design the model and then describe the model in VHDL using both behavioral and structural description. Here is a listing of the projects. Click on the links to have the text description, the source code and the simulation results of each project.