Site hosted by Build your free website today!

I am working in the field of reliability CAD solutions for chip create flow (ASIC). It includes power integrity aspects (power electro-migration (EM) and IR drop). My research also includes IDDQ (steady state leakage current) estimations. I have written couple of research papers on power integrity checks using STARXT, leakage estimation for mega cells and full chip level.